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Abstract—A new odd-order frequency multiplier topology is
demonstrated in this work that uses a subharmonic mixer to
realize a frequency tripler. A feedforward circuit is used for
fundamental cancellation at the output and eliminates the need for
filtering structures. For demonstrative purposes, and to validate
the concept, a 1–3-GHz proof-of-concept frequency tripler circuit
was fabricated. The tripler circuit achieved a measured output
fundamental suppression of up to 30 dB below the third harmonic
and a conversion gain of up to 3 dB. The circuit was implemented
in CMOS 0.18- m technology and the chip area was 0.8 mm 
including bonding pads.
Index Terms—CMOS analog integrated circuits, frequency con-
version, frequency tripler, monolithic microwave integrated cir-
cuits (MMICs), subharmonic mixer (SHM).
I. INTRODUCTION
T HERE ARE many frequency multiplier techniques forgenerating a harmonic frequency from a fundamental
input frequency. Even-order multipliers that create harmonics
of the type 2 , where is an integer, are conveniently designed
by exploiting the square-law current–voltage characteristic of
field-effect transistors (FETs) or by using antiparallel diodes.
However, odd-order frequency multipliers such as triplers are
more challenging to design because a simple cubic-law device
is not readily available in standard FET or bipolar integrated
circuit processes. Therefore, custom-built devices such as het-
erostructure and quantum barrier varactor diodes [1]–[3] with
strongly nonlinear – curves are regularly used in frequency
triplers. To circumvent the use of nonstandard semiconductor
devices, triplers can be realized by over-driving a transistor with
the sinusoidal input signal to generate a clipped waveform rich
in odd-order harmonics [4]–[8]. This method, however, usually
requires strong filtering at the output to remove the fundamental
and other unwanted frequencies. Often the filtering has to be
accomplished off-chip to improve signal rejection. Balanced
frequency tripler circuits based on extracting the third harmonic
generated by FET nonlinearities are presented in [9] and [10]
with on-chip filtering and cancellation of unwanted harmonics,
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Fig. 1. Block diagram of the proposed frequency tripler.
but the required chip area can be very large (e.g., 5.0 mm
in [9] and 2.32 mm in [10]). Injection locking can also be
used to implement a frequency tripler [11], [12], although the
resonator used in the oscillator can consume a large chip area
and can limit the bandwidth of the circuit. Recent advances
in integrated circuit tripler design [13] have used waveform
shaping techniques in order to generate the triple frequency and
to relax the output filter requirements.
In this paper, an innovative fully integrated frequency tripler
is presented. As shown in Fig. 1, the incident signal is fed
to both inputs of a 2 subharmonic mixer (SHM) to generate
the output frequencies and . The circuit includes a
feedforward mechanism to cancel the signal at the output,
leaving only the signal. The use of an SHM has the addi-
tional advantage that it naturally suppresses the second, fourth,
and other harmonics. A proof-of-concept circuit operating at
a 3.0-GHz output frequency was fabricated using a standard
0.18- m CMOS process and its performance was measured.
While this new tripler concept is demonstrated at -band, it
could be employed at higher frequencies where the use of
frequency multipliers may be inevitable.
II. CIRCUIT DESCRIPTION
As shown in Fig. 1, there are four subcircuits in the proposed
frequency tripler: a 2 SHM, a subtractor circuit, and a feedfor-
ward circuit consisting of a phase shifter and an amplifier. At the
output of the SHM are the up- and down-converted frequency
components at and . The fundamental feed-
forward phase shifter and amplifier are designed to match the
phase and amplitude of the fundamental component at the SHM
output so that significant fundamental cancellation can occur in
the subtractor circuit. Each subcircuit of the tripler will be dis-
cussed next in detail.
0018-9480/$25.00 © 2009 IEEE
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Fig. 2. SHM core.
A. SHM
The schematic of the SHM is shown in Fig. 2. This SHM
uses a topology similar to the ones discussed in [14]–[16] with
the RF and LO ports exchanged from the traditional Gilbert cell.
There are two pairs of local oscillator (LO) switching transistors
with 0 and 180 inputs and 90 and 270 inputs. These pairs
of switching transistors generate the second harmonic of the LO
that enables subharmonic mixing. The mixer also uses injection
resistors connected between and the sources of the RF
transistors (drains of the LO transistors). As discussed in [17],
this injection method can increase the conversion gain of the
mixer. Most of the dc-bias current in the mixer flows through the
injection resistors, which permits a larger bias current for the LO
transistors and generates a larger second harmonic signal cur-
rent. Since is large, the RF current flows primarily into tran-
sistors – . An increased conversion gain can be achieved
by using this technique since much larger drain resistors can
be used for the same LO transistor bias current.
The generation of the quadrature LO signals was accom-
plished with – phase shifters, as shown in Fig. 3 (
and ). Of course, if the fundamental signal is generated
by a quadrature oscillator, then the – phase shifters
would not be required and the outputs of oscillator could be
connected directly to the LO transistors to . In order to
increase the LO drive of the SHM, and counteract the loss in
the – phase shifters, two inverter amplifiers were used
before the phase shifters, as shown in Fig. 3. The overall voltage
gain of the quadrature generation circuit was approximately
3 dB. The LO inputs to the SHM are given by
Fig. 3. Generation of the quadrature LO signals.
The input differential signal was connected to the RF port of
the SHM without any amplification. These RF inputs are
Since this is a 2 SHM, the up- and down-converted compo-
nents of the mixer output will be at or and ,
respectively.
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Fig. 4. Modeling of the LO switching transistors as one FET with input
  .
To gain deeper insight into the operation of the SHM, an
analytic expression for the conversion gain of the mixer will
be derived. The long-channel transistor model was used for
simplicity. In the half-SHM circuit shown in Fig. 4, the LO
switching pair transistors – are modeled as one tran-
sistor, . Assuming that the fundamental currents generated
by the differential gate voltage signals on and perfectly
cancel each other, the nonlinear component at twice the input
frequency is the only signal current that remains. Therefore,
and are modeled as one transistor with an applied gate
voltage signal at a frequency of . This approach is similar
to the modeling used in [18]. Transistors and in Fig. 2
can also be replaced by a single equivalent transistor .
If the currents through and are and , respectively,
the total current from the switching pair with a differential input
is
(1)
where is the dc voltage between the gates and sources
of the LO transistors – . Since ,
(2)
This current can then be set equal to the current generated by
the model transistor (ignoring the nonlinear component)
(3)
Clearly, in order to have equal dc currents, the width of tran-
sistor must be twice that of and , . The
equivalent applied gate signal voltages to the LO switching pair
model transistors and are
(4)
(5)
The approximation made in (4) and (5) was to ignore the dc
component of the term, the effect of which will be dis-
cussed below. With this simplification, the circuit can be ana-
lyzed as a standard Gilbert-cell topology with the addition of
the injection resistors. The output voltage of the mixer
, as defined in Fig. 2, is given by
(6)
where ,
, and is the dc voltage between the gates and
sources of the RF transistors – .
The conversion gain formula for this SHM for the up- and
down-converted components ( and ), including the ef-
fects of the injection resistors, is given by
(7)
where is the bias current set by the gate voltage of transistor
, is the amplitude of the quadrature signal at the gates of
the LO transistors – , and all transistors are operating in
the saturation region. The values for and can
be found from a straightforward dc circuit analysis. From this
equation, it is clear that the conversion gain will increase with
increasing bias current . Without the injection resistors, the
bias current flowing through each drain resistor would be ,
and would be limited to values that maintain the saturation
region for all FETs. However, since most of the dc current flows
through the injection resistors, the bias current can be increased
to improve the conversion gain while simultaneously having a
large .
The formula for the conversion gain in (7) does not include
the effects of any parasitics, and thus, will overestimate the ac-
tual conversion gain. However, the simplification in (4) and (5)
where the dc component of the term was not included
mitigates the overestimation in (7) somewhat since there is an
additional dc component in the currents that are generated by
– (or and ). The SHM was independently
simulated and compared to the conversion gain given by (7)
using a CMOS 0.18- m process with V. Shown
in Fig. 5 are the analytic [using (7)] and the simulated conver-
sion gains at various LO voltage amplitudes for an input
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Fig. 5. Calculated and simulated conversion gain of the SHM at various LO
voltage amplitudes   .
frequency of 1.0 GHz, which produces an upconverted compo-
nent at 3.0 GHz. The calculated and simulated values are within
3 dB of each other up to LO voltage amplitudes of 0.1 V. At
higher amplitudes, the transistors become saturated, which ex-
plains the increasing difference between the two. In this study,
the operational range for the tripler has V so the
equation given in (7) can provide a useful first-order approxi-
mation for the conversion gain of the SHM.
Due to parasitics, the amplitude of the output signals at
and will not be equal with the component obviously
being slightly lower. In this study, the SHM was designed to
provide a conversion gain of approximately 3 dB for the SHM
output signal at . For the signal component at , the con-
version gain was about 4 dB.
B. Fundamental Feedforward Circuit
As shown in the block diagram in Fig. 1, a feedforward tech-
nique is used along with a subtraction circuit to suppress the
fundamental tone that is present at the output of the SHM. In
order to have significant cancellation of the fundamental tone at
the output of the tripler, the input signals into the subtraction cir-
cuit must have very similar amplitudes and phases. Therefore,
the fundamental feedforward circuit has to match the amplitude
and phase of the fundamental tone at the output of the SHM. To
this end, a phase shifter circuit is used, followed by an amplifier,
as shown in Fig. 6.
Only one of the two input differential signals was used for
the feedforward circuit , while the other input
was terminated in an impedance closely matching the input
impedance of the feedforward circuit to maintain equal ampli-
tude input voltage signals to the rest of the circuit.
To implement the phase shifter, an – network was used
( and in Fig. 6). A varactor was used for so that the
phase shifter could be tuned for optimal fundamental cancella-
tion. An inverter amplifier was used after the phase shifter and
its gain was designed to be slightly larger than the conversion
Fig. 6. Fundamental feedforward circuit.
gain of the SHM to account for the losses in the phase shifter.
The output of the feedforward circuit is given by
(8)
where is the gain of the feedforward amplifier. This output
signal is then used as one of the inputs to the subtractor cir-
cuit that cancels the fundamental frequency signal present in the
SHM output.
C. Fundamental Cancellation Circuit
The schematic of the circuit used at the output of the SHM to
suppress the fundamental is shown in Fig. 7. An active balun,
simply implemented as a differential pair with a single-ended
output, is used to convert the differential output of the SHM
to single ended. Any signals that are in the common mode at
the output of the SHM will be suppressed due to the inherent
signal subtraction that occurs in this differential pair active
balun. Next, the single-ended active balun output is used
as the second input to another differential pair that is used for
the subtraction circuit. The other input to the subtraction circuit
is the output of the feedforward circuit , shown in Fig. 6,
and as discussed in Section II-B. The down- and up-converted
components of the SHM output are given by
(9)
and the feedforward input to the subtraction circuit is given by
(10)
Whereas the phase of the feedforward signal is controlled by
the phase shifter in the feedforward circuit, the amplitude of
the feedforward signal is controlled by the gate bias of the
subtractor differential pair ( and ). By adjusting these
gate bias voltages, the amplitudes of the fundamental frequency
components in the signal currents and can be made
equal for maximum cancellation.
Shown in Fig. 8 is a calculation of the amount of fundamental
tone cancellation at the output that occurs for various ampli-
tude and phase mismatches assuming an ideal differential pair
subtractor circuit. The phase difference on the figure is given
by , and the amplitude match is quantified as
(the currents generated by and , as la-
beled in Fig. 7). The ideal case where and
provides a complete elimination of the fundamental, as shown
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Fig. 7. Simplified schematic of the active balun, subtractor, and output buffer circuits.
Fig. 8. Fundamental suppression at various subtractor phase and amplitude
matches.
in this figure. In order to obtain a fundamental suppression of
30 dB or more, and .
The output of the subtractor circuit, , is connected to
a source follower buffer to drive the external 50- load. The
output voltage of the tripler at is given by
(11)
where is the gain of the subtractor and is the gain
of the buffer. The overall gain of the cascaded balun, subtractor,
and buffer circuits was designed to be approximately one, and
therefore, the gain of the SHM determines the conversion gain of
the frequency tripler. In other words, the third harmonic signal
amplitude at the SHM output is equal to the
third harmonic voltage amplitude at the output .
III. EXPERIMENTAL RESULTS
To demonstrate the validity of this tripler concept, a
1.0–3.0-GHz multiplier was designed and fabricated. The input
signal was differential and the output spectrum was measured
using a spectrum analyzer. A typical plot of the output power
Fig. 9. Typical output spectrum with  10-dBm input power at 1 GHz.
spectrum is shown in Fig. 9 for an input power of 10 dBm.
From this figure, the output power of the third harmonic is
approximately 7 dBm, which is a 3-dB gain, and the funda-
mental is suppressed by more than 30 dB. The second harmonic
in Fig. 9 is approximately 26 dB below the third harmonic, and
the fourth (and all higher order harmonics) are more than 30 dB
below the desired tripled frequency output. Note that these high
levels of suppression are achieved without any filtering (on or
off chip), and without the use of any inductors.
Fig. 10 shows the output powers of the fundamental, second
harmonic, and third harmonic at various input power levels. At
low input power levels, the LO signals are not large enough for
the switching pairs in the SHM to generate a strong double-fre-
quency signal, and therefore there is a low third-order output
power. However, at about 16 dBm input power, the SHM is
in full operational mode. From 16- to 10-dBm input power
the tripler is in its linear range. The slope of this line is slightly
greater than one since the LO power is increasing simultane-
ously with the RF signal. A peak conversion gain of approxi-
mately 3 dB is obtained at an input power level of 10 dBm.
The power of the fundamental at the output is below the third
harmonic at input powers above 17 dBm with significant re-
jection (greater than 10 dB) between 15- and 8-dBm input
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Fig. 10. Measured and simulated output power at various input power levels.
Fig. 11. Simulated broadband performance of the tripler using an ideal quadra-
ture input signal with a power of  11 dBm.
power. At an input power of 10 dBm, there is a very large fun-
damental suppression of 30 dB. At this point, the input signals
to the summer circuit are very closely matched (see Fig. 8). The
reason for the optimal match at certain input power level is due
to the various leakage fundamental signals that degrade the am-
plitude and phase match at other power levels. The second har-
monic in Fig. 10 is below the third-order signal by 10 dB or
more for input powers above 16 dBm. The second harmonic
signal at the output is due predominately to the nonlinear distor-
tion in the active balun at the output of the SHM since the funda-
mental signal components at the gates of the differential pair are
strong. The simulation results shown in this figure are similar to
the experimental for the fundamental and third-order harmonic
output power levels, but noticeably differs in the second har-
monic response at low power levels. The difference in the mea-
sured and simulated results for the second harmonic could be
due to leakage of this signal through the substrate to other cir-
cuits (e.g., the second-harmonic distortion generated from the
strong fundamental signal at the balun could leak to the input
Fig. 12. Measured input and output phase noise.
Fig. 13. Microphotograph of the proposed frequency tripler chip.
of the feedforward amplifier) and/or possibly limitations of the
nonlinear FET model that was used for simulations.
Measurements were made at only one input frequency, i.e.,
1.0 GHz, due to the quadrature generator – phase shifter
for the SHM that works optimally at only this frequency. How-
ever, there is not an inherent narrowband frequency limitation
with the proposed frequency multiplier topology. In fact, if a
quadrature VCO was used for the input signal then the multiplier
circuit would work over a wide bandwidth, with the only po-
tential bandwidth restriction being from the tuning range of the
feedforward phase shifter. To evaluate the performance of the
proposed tripler circuit over a range of input frequencies without
the limitation of the – phase shift network, a simulation
was performed using an ideal broadband quadrature input signal
with 11-dBm input power. The results, shown in Fig. 11, in-
dicate that without the limitation of the phase shifter, the circuit
achieves a conversion gain and a fundamental suppression of
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TABLE I
COMPARISON OF SEVERAL RECENT FREQUENCY TRIPLERS WITH THIS STUDY
over 10 dB for input signals from 400 MHz to 1.4 GHz without
tuning the feedforward circuit. The phase noise degradation of
the tripler was measured and the results are shown in Fig. 12
for offset frequencies from 10 kHz to 1 MHz. From theory, the
minimum phase noise degradation in a frequency multiplier is
given by , where is the order of multiplication. For
the case of a frequency tripler, the minimum phase noise degra-
dation is 9.54 dB relative to the input signal phase noise. For
this circuit, the average measured phase noise degradation from
10 kHz to 1 MHz is 9.69 dB, which is quite close to the theo-
retical minimum.
The supply voltage of the circuit was set to 2.0 V and the dc
current consumed was 34 mA, resulting in a power consump-
tion of 68 mW. A microphotograph of the chip is shown in
Fig. 13. The dimensions of the chip including bonding pads was
1.0 mm 0.8 mm (0.8 mm ). A performance comparison of
several recent monolithic microwave integrated circuit (MMIC)
frequency triplers with this work is presented in Table I, which
shows that the proposed tripler method has advantages in terms
of conversion gain and fundamental suppression.
IV. CONCLUSION
A new topology for a frequency tripler circuit has been
demonstrated in this study. This technique uses a 2 SHM
along with a feedforward circuit and a subtraction circuit to re-
alize fundamental cancellation. An input signal with frequency
is converted to and at the output of the SHM
. A feedforward circuit is used for the input signal
at and is connected to a summing junction along with the
output of the SHM. In the summing junction, the fundamental
frequency signals in both the SHM output and the feedfor-
ward circuit output are cancelled, ideally leaving only the third
harmonic . Advantages of this technique include the ability
to realize very high levels of fundamental suppression without
the use of a filter (up to 30 dB was obtained in this study),
as well the ability to obtain conversion gain (up to 3 dB was
shown in this study). Since no filters or inductors are required,
this circuit can be implemented entirely on chip in a relatively
small area. While the demonstration circuit was at -band, this
technique could be used at much higher frequencies (e.g., mil-
limeter wave) where the use of frequency multiplication circuits
may be required. If the proposed frequency tripler topology is
implemented at a higher frequency, it may be possible to use a
passive feedforward phase shifter and/or a passive subtractor
circuit on-chip, which would reduce the power consumption of
the circuit.
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